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Abstract
We describe a high-performance implementation of the lattice Boltzmann method (LBM) for sparse 3D geometries on
graphic processors (GPU). The main contribution of this work is a data layout that allows to minimise the number of
redundant memory transactions during the propagation step of LBM. We show that by using a uniform mesh of small
three-dimensional tiles and a careful data placement it is possible to utilise more than 70% of maximum theoretical
GPU memory bandwidth for D3Q19 lattice and double precision numbers. The performance of our implementation is
thoroughly examined and compared with other GPU implementations of LBM. The proposed method performs the best
for sparse geometries with good spatial locality.
Keywords: lattice Boltzmann method, LBM, GPU, CUDA
1. Introduction
The lattice Boltzmann method (LBM) is a versatile
and highly parallel approach where the discrete Boltzmann
transport equation is solved in the velocity or moment Rn
space to obtain the time-dependent fluid velocity distribu-
tions. Due to a straightforward LBM parallelization, many
researchers have explored the area of its implementations
on graphics processors (graphic processing units, GPU).
A thorough review is presented in [1]. A few typical op-
timisation techniques may be mentioned: combining all
computations into the single kernel to minimise memory
bandwidth usage, use of structure of arrays (SoA) instead
of array of structures (AoS) data types to avoid uncoa-
lesced memory transactions, an adaptation of all compu-
tations to the single precision floating point format to min-
imise a register pressure and maximise occupancy [2, 3],
use of two copies of data to avoid race conditions, methods
decreasing memory usage [4, 5, 6, 7], and many others.
However, the above optimisations concern dense ge-
ometries. The number of GPU implementations for sparse
geometries (with many solid nodes) is much lower and they
offer significantly worse performance. This can hinder the
usage of GPU LBM implementations in many areas where
dense geometries are not applicable. Typical examples
may be biomedical or porous media simulations [8].
Sparse geometries handling requires some form of stor-
ing information about the placement of non-solid nodes.
This information can not only increase memory usage, but
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also generate irregular memory access patterns that can
significantly decrease performance.
In general, two indirect addressing solutions are used
in GPU implementations of LBM for sparse geometries:
the Connectivity Matrix (CM), shown in [9] with highly
optimised version in [8], and the Fluid Index Array (FIA),
presented in [10]. The connectivity matrix contains point-
ers to the neighbour nodes for each lattice direction. The
fluid index array is a kind of ”bitmap” that contains −1
for every solid node in geometry or the pointer to non-solid
node data. Both solutions bring an overhead in memory
usage, additionally the FIA implementation results in a
low utilisation of memory bandwidth due to the irregular
data access pattern.
LBM implementations for dense geometries often use
data structures that allow placing values for neighbour
nodes in consecutive memory locations. This results in
the linear memory traversing during collision and propa-
gation and a lack of uncoalesced memory transfers, giving
the high performance as a consequence. For sparse im-
plementations with indirect addressing, there is no guar-
antee that neighbour node values will be placed in neigh-
bour memory locations. This may result in an additional
memory bandwidth usage caused by uncoalesced memory
transactions containing values for unused nodes. These
uncoalesced memory transactions, together with transfers
of additional pointers to non-solid nodes, results in a sig-
nificant performance penalty for implementations based on
indirect addressing.
The solution proposed in this work allows coping with
this disadvantage of implementations for sparse geome-
tries. We present the GPU implementation of LBM where
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the information about geometry sparsity is stored using
the uniform grid of three-dimensional cubic tiles. By par-
titioning the domain into small tiles the three main goals
are achieved. First, we almost completely removed addi-
tional data that in indirect addressing are used as pointers
to non-solid nodes. Second, due to the fixed tile size, the
values for nodes from the tile can be placed in memory in
a way that guarantees a minimum amount of additional
memory traffic and, as a consequence, the high perfor-
mance of single tile processing. At the same time, a low
memory usage and computational complexity for sparse
geometries can be achieved by simply skipping tiles filled
with only solid nodes. Thus, the proposed solution allows
simulating flows through irregular, sparse geometries with
the performance close to efficient LBM implementation for
dense geometries.
For the proposed data layout, we show both a detailed
theoretical analysis and results of performance measure-
ments for dense and sparse geometries. Additionally, we
analyse how the fixed tile size affects the overall perfor-
mance. Provided that the tiles contain a low number of
solid nodes, the performance of our implementation re-
mains high regardless of the geometry sparsity.
The structure of the paper is as follows. In Section
2, we briefly introduce the LBM method and define ba-
sic concepts in GPU programming. Section 3 contains the
description of our implementation with the detailed analy-
sis of introduced overheads. The performance comparison
with existing implementations and a verification procedure
are presented in Section 4. Section 5 contains conclusions.
2. Background
2.1. Graphic Processing Unit
Today’s GPUs are in fact mass-produced, easily pro-
grammable versatile variant of vector coprocessors. In this
work, we use a GPU compatible with the CUDA technol-
ogy [11]. Selected parameters of CUDA GPU architectures
are shown in Table 1. It can be seen that the successive
generations offer not only a higher memory bandwidth
but also their computational power for double precision
increases faster than the memory bandwidth.
Table 1: Approximate parameters of CUDA capable GPUs. We
consider only models with maximum double precision performance
dedicated to the high performance computing. The last row contains
parameters of a high-end general purpose CPU.
Architecture Launch Bandwidth DP FLOP/byte
year [GB/s]
Tesla 2008 ∼ 100 ∼ 0.8
Fermi 2009 ∼ 150 ∼ 3.5
Kepler 2012 ∼ 250 ∼ 5.5
Pascal 2016 ∼ 720 ∼ 7.4
Broadwell 2016 ∼ 80 ∼ 8
Since this paper investigates memory bandwidth opti-
misations, thus we briefly recall characteristics of the mem-
ory system in CUDA GPUs. Detailed information can be
found in [11] and in the specific architecture tunning guides
distributed with the CUDA platform.
GPU memory hierarchy contains the off-chip DRAM
global memory (limited to 1–32 GB depending on GPU),
up to two levels of on-chip cache memory (there may be
separate caches for read-only access), shared memory and
registers. A single transaction with the global memory re-
quires a few hundreds of GPU clock cycles, thus memory
transactions for threads from the same warp can be coa-
lesced into one if defined restrictions are met. Additionally,
limited software control over a cache usage is available.
Coalescing rules depend on GPU architecture genera-
tion. For Fermi class, the single global memory transaction
can contain 128 or 32 bytes depending on whether L1 cache
memory with 128 byte-wide lines is used. For the first
generation Kepler devices (up to GK110 processor), the
size of global memory transaction is fixed at 32 bytes (L1
cache is used only for local memory). The second genera-
tion Kepler processors (GK110B and GK2xx devices) can
optionally use 128-byte global memory transactions. For
Maxwell architecture, the transaction size also depends on
version. Current Pascal devices use 32-byte global mem-
ory transactions regardless whether L1 cache is used or
not. Thus, in further considerations, we assume that the
single memory transaction contains 32 bytes because only
this size is supported by our machine - GTX Titan card
with Kepler architecture GK110 processor. Moreover, for
irregular memory access patterns, the smaller transactions
result in higher bandwidth utilisation due to lower over-
head as presented in [11].
2.2. Lattice-Boltzmann method
In the LBM, as in the conventional CFD method, the
geometry, initial and boundary conditions must be speci-
fied to solve the initial value problem. The values of macro-
scopic quantities can not be directly imposed on bound-
aries and the initial and boundary values of distribution
functions have to be calculated from the known values of
the macroscopic quantities after conversion to the lattice
unit system using dimensionless numbers (e.g. Reynolds
number) [12]. For the inlet of the domain we used Zou-He
velocity boundary condition and constant pressure condi-
tion for the outlet [13]. At the walls we applied mixed
boundary conditions: velocity 0 and bouce-back [14]. The
computational domain is uniformly partitioned and com-
putational nodes are placed in corners of adjacent cells
(voxels), giving the lattice. In this study, the D3Q19 lat-
tice structure is used, where Db represents the space di-
mension and Qn the lattice links number. Detailed de-
scription of the LB method one can find in recently pub-
lished books [12], [15] or [16]. In this work, we use the
lattice directions naming scheme shown in Fig. 1.
The transport equation of the lattice-Boltzmann meth-
od (LBE) can be written for each direction in the momen-
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Figure 1: A grid composed of 8 unit volumes (voxels). D3Q19 lattice
nodes: blue - central node 0, red - streaming nodes (1-18), gray - not
directly linked with central node. The convention of lattice directions
naming: west (W) direction vector eW or e3 = (−1, 0, 0) of length
1 lu (lattice unit) points out from the central node in direction 3.
tum space as follows:
∂fi
∂t
+ ci · ∇fi = Ωi, (1)
where fi represents the probability distribution function
(PDF) along the i lattice direction, δx and δt are the lattice
spacing and the lattice time step (usually assumed to be
equal 1), δx
δt
is the lattice speed (also usually assumed to
be equal 1 lu), ei is the unit vector along the i lattice
direction, and ci =
δx
δt
ei is the lattice velocity vector in
the velocity space along the i lattice direction, and Ωi is
the collision operator.
The collision operator can be approximated with the
most popular LBGK Bhatnagar-Gross-Krook model [17]
ΩLBGK = −
1
τ
(fi − f
eq
i ) , (2)
where τ is the relaxation time in LB units related to the
lattice fluid viscosity and feqi is the momentum equilibrium
distribution function (EDF) along the i lattice direction
given by the following formula for the quasi-compressible
model of fluid flow [18, 19]:
feqi = ωiρ
(
1 +
ci · u
c2s
+
(ci · u)
2
2c4s
−
u2
2c2s
)
(3)
and for the incompressible model [20]:
feqi = ωi
(
ρ+
ci · u
c2s
+
(ci · u)
2
2c4s
−
u2
2c2s
)
(4)
where cs is the lattice speed of sound that is a lattice
constant: cs =
1√
3
; u is the macroscopic fluid velocity
vector expressed in LB units; ωi is a weighting scalar for
the i lattice direction; ρ is a fluid density expressed in LB
units: ρ =
∑
i fi that is related to pressure expressed in LB
units: p = ρ
3
. The weighting factors of D3Q19 lattice are:
ωi = 1/3 for e0 direction vector; ωi = 1/18 for e1 . . . e6
direction vectors; ωi = 1/36 for e7 . . . e18 direction vectors.
It can be seen that both EDF (Eqn. (3) and (4)) are
very similar except that the density is decoupled from the
momentum in Eqn. (4).
The macroscopic velocity for the quasi-compressible
model can be determined from [19]
u =
1
ρ
∑
i
cifi (5)
and for the incompressible model from [21]
u =
∑
i
cifi. (6)
Integrating Eqn. (1) from t to t + δt along the i lattice
direction and assuming that the collision term is constant
during the interval, we can obtain discretized in time form
of LBGK equation
fi (r + ciδt, t+ δt)− fi(r, t)︸ ︷︷ ︸
Streaming
=
δt
τ
[feqi (r, t)− fi(r, t)]︸ ︷︷ ︸
Collision
,
(7)
where r is a position vector in the velocity space.
The therm on the left hand side is known as the stream-
ing step, the latter represents the collision step. These
two steps are repeated sequentially during the simulation
giving velocity, density and pressure distributions at each
time step.
The LBGK uses the single relaxation time to charac-
terise the collision effects. However, physically, these rates
should be different during collision processes. To overcome
this limitation, a collision matrix with different eigenvalues
or multiple relaxation times can be used. The LBM with
an LBMRT collision operator can be expressed as [22]:
fi (r + ciδt, t+ δt)− fi(r, t)︸ ︷︷ ︸
Streaming
= A [feq − f ]︸ ︷︷ ︸
Collision
, (8)
where A is the collision matrix. The LBMRT model has
been attracting more attention recently due to the higher
stability than that of the LBGK model. In our study,
we use both above mentioned collision models in incom-
pressible and quasi-compressible variants to compare their
efficiency.
The hydrodynamic equations derived from the LBE
(Eqn. (1)) are the compressible Navier-Stokes equations,
but the intrinsic low-Mach-number limit of classical LBE
indicates that it is limited to weakly compressible flows
only. Therefore, the LBE can be viewed as special artifi-
cial compressibility method for incompressible flows, the
so-called quasi-compressible model of fluid flow [23]. The
compressible effects may lead to significant errors in case
3
of incompressible fluid flow simulations (for example liq-
uids) or for high Mach number flows of gases. In our sim-
ulations, to minimize the compressibility error when the
quasi-compressible model is used to simulate liquid flows,
values of the relaxation time τ and the grid density were
chosen to fulfill condition: umax ≤ 0.05 [12], where umax
is a maximal macroscopic velocity noticed in the lattice.
In order to reduce compressible effects in LBE, some mod-
ifications of the standard models have been developed for
low-Mach-number flows. Zou and coworkers [20] proposed
the incompressible version of standard LBGK model Eqn.
(4). In this model the compressible effects are removed
totally at steady states, however, for unsteady flows, some
errors still exist [15].
2.3. LBM performance limits
To compare different implementations, we employ a
widely used, simple computational complexity model based
on [24] that allows for computing the minimum memory
usage, the memory bandwidth and the computational per-
formance. The computed complexity is used to show that
GPU implementations of LBM are often bandwidth-bound
on current hardware. We also use the model to calculate
the idealised GPU memory bandwidth utilisation equal
the ratio of real performance to the light-speed perfor-
mance defined in [25] for bandwidth-bound implementa-
tions. The computed bandwidth utilisation allows to esti-
mate how close is our implementation to the ”ideal” and
to detect redundant operations that reduce performance.
Also, according to [25], it may be treated as a factor used
to compare different LBM implementations (provided that
they are bandwidth-bound).
Since we are interested in peak performance, in the con-
siderations that follow below we ignore boundary nodes.
Our implementation is based on the pull-approach pre-
sented in [3, 26], thus we also assume that the computa-
tional unit (CPU or GPU) does computations for a single
node in a single LBM iteration (streaming and collision) in
three stages: data read from the main memory, computa-
tions, data write to the main memory (the data for a sin-
gle lattice node is buffered in registers and in the internal
memory, e.g. shared/cache memory). In our implemen-
tation the kernel is responsible for the full update of all
geometry data (all fi values) for a single LBM time step
iteration (collision, propagation and boundary computa-
tions are fused into a single kernel). Thus, the simplest
version of simulation can contain only subsequent launches
of the same kernel, of course after transferring geometry
data to GPU memory at the beginning.
According to [24], we assume that for each lattice node
the only values stored in the main memory are fi func-
tions. Since the previous work has shown that usually
LBM implementations are badnwidth-bound, the other
values (e.g. velocity or density) can be computed inter-
nally, and dropped after use without transferring them
from/to the main memory.
Let q denote the number of functions fi and nd de-
note the number of bytes for storing a single fi value (e.g.
4 bytes for a single precision floating point, 8 bytes for
double precision). Thus, the minimum number of memory
bytes needed for single node datum is
Mnode = q · nd [bytes ]. (9)
Many LBM implementations also use some additional
data, but in this model, these data are treated as an over-
head. Fortunately, this overhead is almost negligible - usu-
ally, the largest part contains an additional field per node
used to store information about the type of node (solid,
fluid, kind of boundary condition). This information can
be efficiently encoded on single bytes (even a few bits for
simple cases), which occupy less than 1% ofMnode defined
by Eqn. (9) for D3Q19 lattice arrangement. Moreover,
the node type field can be skipped if nodes are partitioned
into sets containing nodes of the same type.
For a single LBM iteration, the new fi values are com-
puted based on the node type and the previous fi values.
The newly computed fi values are stored in the memory.
Since each fi value is transferred twice (once read and once
stored) then the minimum number of bytes transferred per
one LBM iteration for a single node is
Bnode = 2 · q · nd [bytes ]. (10)
In theory, the value from Eqn. (10) can be further
decreased. It was shown in [27] that it is possible to do
even a few time steps per one data read/write from the
main memory by using the loop blocking technique. The
general idea is to divide the domain into blocks that can
be copied to the processor internal memory (cache and
registers) and to do as much as possible computations for
the cached nodes. After updating some fragment of the
cached block to the time step t+ 1, the computations for
the next time step (t + 2) can be started for all nodes
that have neighbours valid for time t + 1. By carefully
arranging the order in which nodes are processed, few time
steps can be calculated without communication with the
main memory. However, according to [24] this method
was difficult to apply to more complex boundary condition
models.
The number of floating point operations (FLOP, not
to be confused with floating point operations per second,
FLOPS) is much more complex to determine. A simple
count of the operations resulting from a naive implemen-
tation of equations (7) and (8) gives values significantly
larger than in real implementations. Actually, many oper-
ations described by equations (7) and (8) can be skipped
(e.g. multiplications by −1, 0 or 1) or used a few times
(e.g. partial sums of fi). Some of these optimisations
can be detected very early (i.e. multiplications by ei con-
stants equal to −1, 0, 1), but others are unpredictable since
they are applied during the compilation and their use de-
pends on many factors (optimisation level, registers usage
constraints during compilation, machine capabilities - a
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Table 2: Computational complexity of LBM operations for single fluid node, D3Q19 lattice and double precision values. First four rows
show complexity for complete collision and v, ρ computations. The last three rows shows complexity of separate v, ρ computations - for
quasi-compressible fluid model the computation of v, ρ requires 3 additional divisions. Separate collision complexity can be calculated by
subtracting complexity of v, ρ computations from values from the first four rows. FMA (fused multiply-add) counts as two floating point
operations. FSETP and FREC denote GPU instructions for floating point condition testing and reciprocal computing. FLOP/byte ratio is
calculated assuming 304 bytes transferred per node (see Eqn. 10).
Operation FADD FMUL FMA FSETP FREC # instr. FLOP FLOP/byte
LBGK incompressible 65 21 109 – – 195 304 1,00
LBGK quasi-compressible 65 39 166 21 6 297 463 1,52
LBMRT incompressible 324 40 329 – – 693 1022 3,36
LBMRT quasi-compressible 323 43 386 21 6 780 1165 3,83
v, ρ incompressible 49 – – – – 49 49
v, ρ quasi-compressible 49 15 57 21 6 148 205
FPU division – 5 19 7 2 33 52
number of registers etc.). Thus, for numbers of compu-
tational operations we show only specific values obtained
by a disassembling of a GPU binary code using nvdisasm
utility (we count only arithmetic operations). The results
are shown in Table 2.
The number of FLOP for our LBM implementation
consists of two parts: computation of v, ρ and collision.
The complexity of v, ρ computations depends only on the
fluid model. These computations are implemented as a
simple series of additions and optional divisions for the
quasi-compressible model. The computational complex-
ity of collision depends practically almost only on collision
model. The full cost of the quasi-compressible model is
then built-in into computations of v, ρ, where additional
divisions are needed for each velocity component, and into
the code responsible for boundary nodes handling (not
shown in Table 2). Due to a different ratio of division
to collision complexity, the computational complexity of
the quasi-compressible model implementation is from 50%
for LBGK to 14% for LBMRT higher than for the incom-
pressible model.
The comparison of FLOP/byte ratios from Table 2
with specifications of high-performance GPUs (see Table
1) shows that LBM implementations are usually bandwidth-
bound. This is especially true for the newest CUDA capa-
ble architectures, for which the FLOP/byte ratio usually
gradually increases. The high performance LBM imple-
mentations for GPU should then focus on memory band-
width optimisations. Notice that this is also true for gen-
eral purpose CPUs, provided that their computational pow-
er is fully utilised using vector instructions.
3. Implementation
3.1. Tiling overview
In our implementation, the whole geometry is covered
by the uniform mesh of cubic tiles, where each tile contains
a3 nodes. If a geometry size is not divisible by a, then the
geometry is extended with solid nodes. The tiling is imple-
mented by the host code (on CPU side) and done once at
the geometry load. We use a very simple tiling algorithm
(shown in Algorithm 1): first, the geometry is covered by
the uniform mesh of tiles starting at node (0,0,0), and
next, the tiles containing only solid nodes are removed.
The used data structures are shown in Fig. 2. The algo-
rithm requires information whether each node in geometry
is solid or not, thus we use allNodeType array containing
integers encoding the type of node (solid, fluid, boundary).
For each non-empty tile we store coordinates of its cor-
ner in one-dimensional nonEmptyTiles array. Coordinates
of tile corner are placed in the order the non-empty tiles are
found, thus we loose a connection between a geometric po-
sition of tile and index in nonEmptyTiles array. Since dur-
ing LBM propagation the neighbour tiles must be located,
we use an additional dense three-dimensional tileMap ma-
trix with indices to nonEmptyTiles array (or -1 when the
corresponding tile contains only solid nodes). After tiling,
the arrays nonEmptyTiles and tileMap are transferred to
GPU memory.
The time and space complexities of the presented algo-
rithm are linear as a function of the number of nodes (tile
size can be treated as a constant). For all geometries used
in this work, the construction of presented data structures
took less than a second on a single CPU core.
In general, the tile size could be arbitrary but, as we
show below, it can have a significant impact on perfor-
mance due to a low tile utilisation if a tile is too large.
Figure 2: Data structures used for tiling of 2D geometry containing
4×4 LBM nodes and tiles with 22 nodes. Black/gray squares denote
fluid/solid nodes.
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Algorithm 1 General structure of the tiling algorithm
for geometry containing Nx × Ny × Nz nodes and tiles
containing a3 nodes. The algorithm requires input array
containing node types for each node in geometry.
1: for tz = 0; tz < Nz; tz+ = a do
2: for ty = 0; ty < Ny; ty+ = a do
3: for tx = 0; tx < Nx; tx+ = a do
4: for nz ∈ 〈0..a− 1〉 do ⊲ check nodes in tile
5: for ny ∈ 〈0..a− 1〉 do
6: for nx ∈ 〈0..a− 1〉 do
7: x = a · tx + nx
8: y = a · ty + ny
9: z = a · tz + nz
10: if node (x, y, z) not solid then
11: addNonEmptyTile (tx, ty, tz)
12: goto nextTile
13: end if
14: end for
15: end for
16: end for
nextTile:
17: end for
18: end for
19: end for
z
Figure 3: Thread assignment to nodes inside a tile for threadIdx.z
= 0. Numbers denote linear thread index calculated as threadIdx.x
+ 4 · threadIdx.y + 16 · threadIdx.z. Full thread block consists of 4
such planes along z axis making 64 threads numbered from 0 to 63.
Additionally, the number of nodes within a tile should be
a multiple of the GPU warp size to avoid a low hardware
utilisation. In our implementation we have chosen a = 4.
Fig. 3 shows thread assignment to nodes within a
tile. We use thread blocks with dimensions 〈4, 4, t · 4〉 , t ∈
{1, 2} so coordinates of nodes in the tile are simple to cal-
culate: x and y node coordinates are the same as thread
coordinates, z coordinate of the node is equal to two the
least significant bits of thread z coordinate. This map-
ping gives two warps per tile: the first warp operates on
all nodes with z ∈ {0, 1}, the second warp on nodes with
z ∈ {2, 3}.
As in other GPU LBM implementations for sparse ge-
ometries [9, 10, 8], we use two copies of fi values (denoted
as fi and f
′
i) to avoid race conditions. Thus, the tiles
can be processed independently and in any order during a
single LBM iteration. An additional research is required
for the potential adaptation of techniques from [5, 7] that
for dense geometries allow using only a single copy of fi
functions.
Though the tiling is not a very novel technique (it is
described even in NVIDIA tutorials as a method improv-
...... ...
tile 0 tile 1 tile n...
... 62 63... ...
allValues array:
...
data block (64 values, 8 bytes per value)
Figure 4: Memory layout of array with all values (fi, v, ρ) for nodes
within tiles. We use two copies of fi values. For different fi we use
different assignment of node coordinates to position in 64-element
data block.
ing the performance of dense matrix multiplication, and
was used in LBM implementation for IBM Cell processor
presented in [28]), to the best of our knowledge this is the
first attempt to use it for an efficient GPU implementation
of LBM for sparse geometries. Existing GPU LBM imple-
mentations for sparse geometries [9, 10, 8] focus on indi-
rect addressing, what does not guarantee proper memory
layout and requires using additional indices that increase
memory and bandwidth usage. Below we will show that
due to the regular memory layout the tiling offers a higher
performance provided that the tiles contain a low number
of solid nodes.
3.2. Tiling memory layout
Since the LBM implementations are usually bandwidth-
bound on high-performance GPUs, the proper memory
layout resulting in good memory bandwidth utilisation is
crucial to achieving high performance. Thanks to the fixed
tile size in our implementation we are able to fully control
data placement for nodes processed in threads from the
same warp. This gives us a possibility to maximise the
number of coalesced memory transactions, what results in
a very high utilisation of GPU memory bandwidth (com-
parable to values reported for dense geometries). The pre-
sented memory layout is optimised for double precision
values.
The general memory layout used in our implementa-
tion is shown in Fig. 4. All floating point values for all
nodes are stored in a single, continuous allValues array,
what allows us to control data placement in GPU mem-
ory. In addition to the allValues array, we also use addi-
tional data arrays, e.g.: nodeType array where an informa-
tion about LB nodes is stored, and tileMap and nonEmp-
tyTiles arrays. Data layout in the nodeType array is sim-
ilar to allValues but for each tile, only one block of data
is stored. The tileMap array is a simple three-dimensional
array stored in row order.
A single value (e.g. f0) from all nodes within the same
tile forms a data block shown in Fig. 4. Data layout in
allValues array guarantees that each data block (64 dou-
ble precision values) is properly aligned and can be trans-
ferred using sixteen 32-byte wide memory transactions.
However, since during the propagation step some values
must be read from nodes at edges of neighbour tiles, thus
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the standard row ordered data layout results in uncoa-
lesced/redundant transactions (see for example Fig. 6).
To address this issue, for each data block we applied an
optimised data arrangement that allows reducing the num-
ber of memory transactions, which are not fully utilised
(the orange/red transactions in Fig. 6). Each data ar-
rangement is optimised for different access patterns during
propagation (see Fig. 5, 6 and 7).
Let xt, yt, zt ∈ {0, 1, 2, 3} denote node coordinates in-
side a tile. In all below considerations we assume that
xt, yt, zt are represented in the natural binary number sys-
tem (unsigned types in CUDA/C language). The trans-
formation from the xt, yt, zt node coordinates to the offset
inside data block is defined by a linear mapping function
L(xt, yt, zt). We use three linear mapping functions (all
equations are valid for a = 4 nodes per tile edge):
LXY Z(xt, yt, zt) = xt + 4 · yt + 4
2 · zt, (11)
LYXZ(xt, yt, zt) = yt + 4 · xt + 4
2 · zt (12)
and
LzigzagNE(xt, yt, zt) = 2 ·
(
xt + 3 · yt+
+
(
(xt + 1) ∩ 4
)
· (3− yt)
)
+ (13)
+ (zt ∩ 1) + 4
2 · (zt ∩ 2),
where ∩ denotes bitwise AND.
All mapping functions allow to minimise the number of
uncoalesced memory transaction for our thread mapping
and tile size. In our implementation we have started from
the LXYZ layout for all fi data blocks and, after code pro-
filing, we have modified layouts for these fi data blocks, for
which the redundant memory traffic was observed. LXY Z
have been used for fO, fN , fS, fT , fB, fNT , fNB, fST , fSB,
LYXZ have been used for fE , fW , fET , fEB, fNW , fSW ,
fWT , fWB and LzigzagNE have been used for fNE and
fSE . For this mapping functions assignment only for four
fi functions (fNE , fSE, fNW , fSW ) the number of mem-
ory transactions is not minimal (64 [nodes] · 8 [bytes] /
x
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memory layout
32-byte transactions
Figure 5: Propagation in north (N) direction for XYZ memory lay-
out and double precision fi values (8 bytes per value). Numbers
denote linear memory offset of fi value for corresponding node (for
example: fi for node at x = 0, y = 1 is placed at offset 4). Four con-
secutive double precision fi values (one row) form a single 32-byte
transaction. During propagation only four 32-byte memory transac-
tions (reads) are required: one from the neighbour tile (read of nodes
12 to 15) and three from the current tile (read of nodes 0 to 11).
x
y
propagation
x
y
propagation
YXZXYZ
Figure 6: Propagation in east (E) direction for two memory lay-
outs and double precision fi values. For XYZ layout the four 32-
byte wide memory transactions (marked with red rectangles) are
needed to update nodes from the neighbour tile (nodes with indices
3,7,11,15). YXZ layout results in only one 32-byte transaction for
nodes from the neighbour tile, because now these nodes have close in-
dices (12,13,14,15). Additionally, during the propagation inside the
tile only three (instead of four) 32-byte read transactions are done
for nodes with indices 0 to 11. The fourth transaction is done from
the neighbour tile.
32 [bytes/trans.] = 16 transactions per fi per tile). Both
fNE and fSE require four additional memory transactions
per tile (two per warp - marked orange in Fig. 7). Prop-
agation of fNW and fSW requires 32 transactions per tile
each, what gives 100% overhead. For fNW and fSW we
also tried to use a mapping function similar to LzigzagNE ,
but it resulted in slightly decreased performance despite
the lowered number of memory transactions.
The total number of memory transactions required for
propagation of a tile is then 15 [fi values]·16 [transactions]
+ 2 [fi values] · (16 + 4) [transactions] + 2 [fi values] ·
32 [transactions] = 344 transactions. This gives a 13%
overhead compared with the minimal number of transac-
tions (19 · 16 = 304).
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20,21 22,23 24,25
14,15 26,2712,13
8,9 10,116,7 28,29
0,1 2,3 4,5 30,31
18,19
16,17
memory layout - node coordinates (x,y,z)
....(0,0,0)(0,0,1)(1,0,0)(1,0,1) (2,0,0)(2,0,1)(3,0,0)(3,0,1)
Figure 7: Propagation in north-east (NE) direction for zigzagNE
memory layout and double precision fi values. In this memory lay-
out the two consecutive memory locations store fi values for nodes
with the same x and y coordinates - only z coordinate differs. Thus,
each square on picture of tile denotes two 8-byte fi values placed in
neighbour memory locations. Partially utilised (uncoalesced) mem-
ory transactions (offsets 16 to 19 and 24 to 27) are marked orange.
Each orange transaction is done twice and only half of data is used.
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3.2.1. Single precision overheads
For single precision values, the presented data layout
also allows to reduce the number of memory transactions,
but the significantly larger overhead is observed. The main
reason is that only two 32-byte transactions are needed
for one layer of fi values (16 4-byte numbers), thus it is
impossible to completely utilise full memory transaction
while reading only one row of values from a neighbour
tile.
The minimum number of transactions per single fi
function is 8, what gives 19 · 8 = 152 transaction per com-
plete tile. For XYZ layout this minimal value can be pre-
served only for three functions - fO, fT and fB. Six func-
tions (fN , fS, fNT , fNB, fST , fSB) require 12 transactions
per fi, because for each layer of fi values the two transac-
tions from current tile and one transaction from neighbour
tile are needed (use in Fig. 5 transactions containing two
rows instead of one). Next six functions (fE , fW , fET ,
fEB, fWT , fWB) require 16 transactions per fi, similar to
Fig. 6 left. The last four functions, fNE, fSE , fNW , fSW ,
use 24 transactions per fi. The total number of memory
transactions for single precision values is then 288, what
gives almost 90% overhead compared to the minimal value.
After using the presented memory layout the numbers
of transactions per eight functions (fE , fW , fET , fEB,
fWT , fWB , fNE , fSE) reduce to 12 transactions per fi
This allows gathering all fi values during propagation step
using 240 memory transactions. Though this value is 17%
smaller than for XYZ layout, it still results in 58% over-
head compared to the minimal 152 transactions per tile.
3.3. Tiling overhead
Since tiles have cubic shape and the fixed size, we can
minimise the number of uncoalesced memory transactions
per tile, as shown in Sec. 3.2. Unfortunately, we always
must use full tiles. For this reason, the tile based imple-
mentation may need to store data and do computations
not only for fluid nodes but also for some neighbour, solid
nodes that fall into the tiles with non-solid nodes (see Fig.
9). Compared with the minimal requirements defined in
Sec. 2.3, the tiling brings some memory, bandwidth and
computational overhead. The three main reasons for the
tiling overhead are additional solid nodes inside tiles, two
copies of fi values, and some other data (e.g. tileMap
array). Furthermore, the data placement can cause an
additional bandwidth overhead as shown in Sec. 3.2.
Let the overhead ∆ be defined as a ratio of additional
memory/operations (∆M - memory overhead, ∆B - band-
width overhead, ∆C - computational overhead) to the min-
imum numbers defined in Sec. 2.3. Only one LBM time
iteration is analysed since all iterations are processed in
the same way.
Let a denote the number of nodes per tile edge, ntn =
a3 denote the number of nodes per tile, tn denote the
number of non-empty tiles (tiles with at least one non-
solid node), and nfn denote the number of non-solid nodes
in the whole geometry. Since we process only non-empty
tiles, then the overheads depend on the ratio of nfn to the
number of all nodes in all non-empty tiles. For brevity, we
define the average tile utilisation factor
ηt =
nfn
tn · ntn
, (14)
the average number of non-solid nodes per tile ntfn =
nfn/tn, and the average number of solid nodes per tile
ntsn = (tn · ntn − nfn)/tn = ntn − ntfn. Notice that
ηt = ntfn/ntn.
When we assume that for each node the number of
operations and used memory are minimal (i.e. that the
tiling does not have an impact on the computational com-
plexity for single nodes), then the overhead caused by low
ηt results only from additional operations/memory, which
must be done/allocated for all solid nodes from tile. In
this case, the generic overhead value is then
∆ηt =
ntsn
ntfn
=
ntsn
ntn − ntsn
=
1− ηt
ηt
. (15)
In our implementation, the real values of bandwidth and
computational overheads are even lower because we condi-
tionally skip operations for solid nodes. For computational
overhead, some operations are not done when the full warp
of threads processes only solid nodes. This situation is
rather rare (but possible), as a half of a tile must contain
solid nodes. For bandwidth overhead, the transfers are
omitted when values for solid nodes form a single 32-byte
memory transaction. This happens quite often due to a
spatial locality of geometry. Also, some transfers can be
skipped, when during the propagation step the neighbour
tile contains solid nodes.
For the memory overhead, Eqn. (15) allows only to find
the overhead compared to an implementation where the
amount of data stored per node is the same as in the tile-
based implementation. However, if we use as a reference
the value defined by Eqn. (9), then the overhead must
take into account the second copy of fi and additional nt
bytes used in our implementation to encode the type of
node (solid, fluid, boundary, thus usually nt ∈ 〈1, 4〉)
∆Mηt =
ntn · (2 · q · nd + nt)− ntfn · q · nd
ntfn · q · nd
=
=
2 · q · nd + nt
ηt · q · nd
− 1 ≈
2− ηt
ηt
. (16)
The final approximation is true for nt ≪ q ·nd. Hence, the
memory overhead compared with minimal requirements
defined by Eqn. (9) grows about twice as fast as the over-
head defined by Eqn. (15).
In addition to Eqn. (15) and (16), the memory and
bandwidth overheads are also affected by the tileMap and
nonEmptyT iles arrays, but they usually may be skipped.
For each non-empty tile, 33 values from the tileMap array
(neighbour tiles) and a coordinates of current tile from
nonEmptyT iles are read, and for each tile (both empty
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and non-empty), a single value must be stored in tileMap.
Each value in tileMap can be at most 4-bytes long because
232 tiles require much more memory, than is available in
current GPUs (for D3Q19 lattice, double precision data
and tile containing 43 nodes the data for all nodes require
about 232 · 43 ·Mnode ≈ 39 TiB of memory). Coordinates
of tile can be also packed into a 4-byte number, for ex-
ample by using functions similar to defined in Eqn. (11).
Single tile requires 43 · Mnode ≈ 9800 bytes, what is al-
most 2500 times larger than the index in tileMap. Thus,
except for exceptionally sparse geometries (consisting sig-
nificantly less than 1% of non-empty tiles), the overhead
caused by tileMap and nonEmptyT iles arrays is negligi-
ble.
It can be seen from Eqn. (15) and (16) that the over-
head grows quickly when the tile utilisation factor is lower
than 1 (the overhead is 0.2 already for ηt = 0.83). There-
fore, it is critical to achieve the tile utilisation as high as
possible.
In Fig. 8 and 10 we show, how ηt changes for tiling
of infinitely long channels running along one of the axes.
Notice that the tile positions are discrete, thus only a few
values of ηt can occur. It can be seen that tile utilisation
above 0.8 can be always achieved for channels with diame-
ter/side at least about 40 nodes. To have a guarantee that
the tile utilisation is always above 0.9, the channels must
have about 100 nodes across. Though these channel di-
mensions can be too large for some applications, it should
be noted that these values are pessimistic. It is possible to
find a tile placement that gives good tile utilisation even
for very small channels (for example, ηt can be equal to 1
for a square channel as small as 4× 4 nodes).
Additionally, since channels often are not parallel to
the axes, then the values of ηt for real cases can be closer
to the average value for different tilings of the same channel
size (see Fig. 9). The average value for different tilings of
the same channel size (the green line in Fig. 8 and 10)
exceeds ηt = 0.8 for square channel 25
2 nodes and circular
channel with diameter 30 nodes. For channel dimensions
about 55 and 65 nodes for square and circular channels ηt
exceeds 0.9.
Some observations can be also extracted from Fig. 8
and 10. It can be seen that the dispersion of the tile utilisa-
tion for different tilings of a channel with given dimension
is higher for square channels than for circular channels. It
is possible to achieve higher tile utilisation for square chan-
nels, but it is also possible that the tile utilisation will be
much lower than for circular ones.
The average value of different tile utilisations is higher
for circular channels. The difference between the tile util-
isation for circular and square channels depends greatly
on the channel dimension: starting from 3 times for the
smallest channels, through the 10% for channels with 20
nodes at diameter/side, and to the less than 2% for chan-
nels with at least 100 nodes.
For square channels, the two additional phenomena oc-
cur. First, if the channel dimension is larger by one node
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Figure 8: Average tile utilization for all available tilings of infinitely
long square channel along the axis. For each channel size sixteen
tilings are possible (see Fig. 9). Green line denotes the average
value of average tile utilisation for given channel dimension (see Fig.
9). Red crosses denote real tile utilization for channel 8× 8 nodes -
there are only 3 available values.
than the tile edge, then all tilings have the same tile util-
isation. In this case, all tilings require the same number
of tiles. The one node outside tile borders can always be
placed in either ”left” or ”right” side of the tile, never
on both sides. When the channel dimension is larger by
two or more nodes than the tile edge, the number of ad-
ditional tiles may differ depending on the tile placement.
For example, two additional nodes can be put either in
one additional tile or in two additional tiles on both sides.
This behaviour can be used during geometry preparation
to guarantee constant tile utilisation.
Second, the tile utilisation fluctuates with a period
equal to the tile edge a = 4 nodes, i.e. for channel edge
equal to k · a+m, where m ∈ {0, 1, . . . , a− 1} and integer
k ≥ 0. This results from the fact that for a single period
(for the same k) the same numbers of tiles are needed: k,
9
Figure 9: Cross section of 3 example tilings (marked on Fig. 8) of
a square channel 8× 8 nodes. Black/grey squares denote fluid/solid
nodes. The channel is parallel to one of the axes. Average tile
utilisation is 64/(4·16) = 1.0, 64/(6·16) ≈ 0.67 and 64/(9·64) ≈ 0.44
for green, yellow and red tilling. For this channel and tile size there
are 9 tilings with average tile utilisation 0.44, 6 tilings similar to
yellow tiling and only one green tiling with tile utilisation equal to
1. The average value of average tile utilisation is then (9 · 0.44 + 6 ·
0.67 + 1)/16 ≈ 0.56.
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Figure 10: Average tile utilisation for all available tilings of infinitely
long circular channel along the axis (16 different tilings are possible
for each diameter). Green line denotes the average value of average
tile utilisation for given channel size (see Fig. 9). Red crosses denote
real tile utilization for channel with 8 nodes diameter - in this case
only four possible values can occur.
k + 1 or k + 2 tiles along each axis. Since the number of
non-solid nodes grows with m, then for the same number
of tiles the tile utilisation ηt becomes larger. As the lowest
tile utilisation is always for m = 2, square channel side
should be different from k · 4 + 2.
3.4. Implementation details
Our code is written in CUDA C language ver. 7.5,
the first version with official support for many C++11
features. Thanks to this we could write a highly tem-
plated code, which can be shared between the CPU and
GPU compilers. The code sharing enabled us to simplify
testing because results of many parts of the code could
be thoroughly checked only on the CPU side. Addition-
ally, extensive use of C++ templates allowed us to write a
generic kernel code, which later can be specialised for fluid
and collision models, data layouts, data precision, enabled
optimisations etc. We were then able to test many com-
binations of the above parameters with minimal changes
to source code and without code duplication. The disad-
vantages of this solution are a long compilation time and
a large size of the executable file containing many versions
of the same kernel.
In our implementation, the computations for a single
LBM time step include collision, propagation and bound-
ary computations for all nodes within the tiles. To min-
imise memory transfers, we combine collision, propagation
and boundary computations for a single node into a single
GPU kernel. The kernel requires only one read of data
from memory at the beginning, and one store of data at
the kernel end. Local copies of data are stored in registers
and in the shared memory. Separate tiles are processed by
a separate GPU thread blocks (see Fig. 3), what allows
for effortless synchronisation of computations within the
tile. The general structure of our GPU kernel is shown in
Algorithm 2.
Algorithm 2 Structure of the GPU kernel implementing
single LBM time iteration for a single node.
1: load copy of tileMap ⊲ 33 values
2: load node types from current tile ⊲ 43 values
3: load node types from neighbour tiles ⊲ WLP
4: BARRIER
5: if node not solid then
6: load f0
7: for q ∈ 〈1..18〉 do
8: compute address of neighbour node in direc-
tion q
9: if neighbour node not solid then
10: gather fq from neighbour node
11: end if
12: end for ⊲ all fi copied to registers
13: process boundary ⊲ calculate v, ρ
14: collide
15: store all fi ⊲ all coalesced
16: end if
The propagation is implemented as a gathering data
from neighbour nodes. The propagation between two nodes
is done only when the target and source nodes are not solid.
To minimise a cost of checking node types, we use shared
memory to store copies of node types from current and
neighbour tiles (lines 2–3 in Algorithm 2). In code respon-
sible for loading node types from neighbour tiles (line 3) we
use warp level programming to balance the load of warps
assigned to the tile. We also make a copy of 33 tile indices
from the tileMap array forming a cube surrounding cur-
rently processed tile (line 1). All later operations requiring
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information about node and/or tile types use these copies.
The operations required to make a local copy of tileMap
are shown in Fig. 11. For simplification, we reduced the
geometry to two-dimensional. The local copy is stored in
shared memory and used by all threads processing the tile.
First, the tile index is computed based on the index of cur-
rent CUDA block (red rectangle in Fig. 11). When the
tile index is known, the coordinates of tile corner can be
loaded from nonEmptyT iles array. Then the corner coor-
dinates are transformed into indices of an element in the
global tileMap array (the reverse operation to presented
in Fig. 2). In the last step, the local copy is filled with the
fragment of tileMap array containing 3 × 3 elements and
centred at the element with tile corner coordinates. The
resulting local copy of tileMap contains indices to all tiles
surrounding the currently processed one.
The process of making local copy of nodeType array is
presented in Fig. 12. Since the indices of all neighbour tiles
are already cached in the local copy, the only operations
on global memory use the nodeType array containing the
node type fields for nodes from non-empty tiles. Two steps
are needed for each neighbour tile: first, the address of
data block containing node types for the tile is computed,
then the required node type values are copied to shared
memory. Notice that the local copy is always 2 nodes per
side larger than the tile to allow for storing node types
from neighbour tiles. Also, only these neighbour tiles are
visited that result from lattice linkage.
After loading of node and tile types, the barrier is
needed (line 4 in Algorithm 2) because in a later part of
the kernel the threads from different warps require the data
gathered in other warps. This is the only synchronisation
point in the kernel.
All later operations are done only when a node assigned
to current thread is not solid (line 5). In this way, we can
skip unnecessary operations as mentioned in Sec. 3.3.
The computations for a non-solid node are divided into
the three parts: lines 6–12 are responsible for gathering fi
values, lines 13 and 14 perform all floating point calcula-
tions and line 15 stores the computed fi values to the mem-
ory. All operations are implemented as standard except for
Figure 11: Steps required for making a local copy of tileMap array
for 2D geometries and tiles containing 22 nodes. The geometry is
identical as in Fig. 2.
skipped for D2Q5
Figure 12: Steps required for making a local copy of nodeType array
for D2Q5 lattice arrangement and tiles containing 22 nodes. The
geometry is identical as in Fig. 2.
the line 8, where we compute indices for a neighbour node.
First, the index of a tile containing the neighbour node is
computed - we use only the values from 〈−1, 0, 1〉 due to
the local copy of the tileMap array. When the neighbour
tile is not empty, a few indices for the neighbour node
are computed since we need both information about the
neighbour node type (this is gathered from the local copy
of nodeType array stored in shared memory) and the value
of proper fi (which is stored in global memory in allV alues
array). Notice that for different fi functions we need to
use the different data layouts (see Sec. 3.2).
In the GPU kernel, we have also applied some optimi-
sations not shown in Algorithm 2. First, the loop starting
at line 7 is partially unrolled to allow computations for
two fi functions in a single iteration, what increases the
instruction level parallelism due to the interlacing of two
independent streams of instructions. In addition, the order
of iterations over q is chosen in a way that allows sharing
some parts of neighbour node address computations (line
8). Next, some values (e.g. v) are stored in shared mem-
ory to minimise register pressure. Shared memory is also
used in the implementation of the bounce back bound-
ary condition to avoid a significant increase of required
registers. To minimise conflicts in shared memory, 64-bit
mode is used. We have also tuned the usage of registers
for each specialisation of the kernel since different colli-
sion models require different amounts of temporary data.
The cost of divergence in the code responsible for compu-
tations of an address of the neighbour node is minimised
- only integer indices are computed in divergent branches,
time-consuming operations like memory accesses are done
in all threads simultaneously. In places, where it is possi-
ble and useful, the number of costly divisions is reduced
by replacing them with multiplications by the inverse. Fi-
nally, we have been intensively using inline methods and
compiler pragmas to force loop unrolling, what allowed us
to connect clean, structured code with high performance.
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4. Results
4.1. Measurements methodology
All tests have been run on a computer with the Intel
i7-3930K CPU with 64 GB quad-channel DDR3 DRAM
and GTX Titan GPU (Kepler architecture) clocked at
823 MHz with 6 GB GDDR5 memory clocked at 3.004
GHz. The peak theoretical GPU memory bandwidth is
288.384 GB/s (GB/s denotes 109 bytes/s), the NVIDIA
bandwidthTest utility reported 228.5 GB/s (79.2% of peak).
We have been using Linux operating system with NVIDIA
CUDA Toolkit 7.5 installed.
To identify performance limits we have been using three
versions of kernels: kernels implementing all LBM opera-
tions, kernel with full propagation but without compu-
tations, and kernel without propagation, which only reads
and writes node data for the same node (without communi-
cation between neighbour nodes). The kernels implement-
ing all LBM operations are described by collision and fluid
models (e.g. ”LBGK incompressible”), the kernel with
propagation is marked as ”propagation only” and the last
kernel without full propagation is denoted as ”read/write
only”. All kernels were prepared in two versions operating
on double and single precision floating point numbers.
As a measure of kernel performance, we have been us-
ing the number of 106× non-solid (fluid and boundary)
nodes processed per second (MFLUPS) [5]. The kernel
performance was measured on the final version of the code
with the main computational loop containing not only
the launches of optimised kernel, but also the conditional
stores of results to disk and the launches of the modified
kernels used to estimate the convergence. Since the impact
of the initial data preparation on the simulation perfor-
mance strongly depends on case configuration (for exam-
ple, on the number of required iterations), we focused only
on the performance of computational kernel repeated iter-
atively. Moreover, for cases used in the paper the full simu-
lation requires up to more than 105 LBM iterations, then
the initial data preparation can be safely skipped. The
same applies to additional operations inside the compu-
tational loop (data writes to disk or diagnostic messages)
that are costly compared to single kernel run and should
be done only when necessary. Thus, to take into account
only the time spent in the profiled kernel we measured the
wall clock time for each kernel launch separately and with
necessary synchronisation at kernel end. For time mea-
surement we have been using the C++ std::chrono library
with microsecond resolution.
The overhead of this method was negligible in our sys-
tem - the difference between the sum of measured separate
stages of the computational loop and the total wall clock
time spent in the whole computational loop was less than
one microsecond per single kernel launch. The single ker-
nel took from about 30 microseconds (for 203 nodes) up
to tens of milliseconds (for the largest geometries). Each
version of the optimised kernel was run 100 times in succes-
sion. Sample results are shown in Fig. 13. The observed
difference between the shortest and the longest measured
time spent in separate kernel launches was 78 µs for data
from Fig. 13. For the smallest geometries, the difference
was less than 15 µs.
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Figure 13: Performance of subsequent kernel launches (top) and his-
togram of kernel performance (bottom) for double precision LBGK
incompressible flow simulation in cavity3D geometry containing 2003
nodes. The blue dashed line denotes the average kernel performance.
4.2. Thread mapping
The thread mapping described in Sec. 3.1 allows as-
signing an arbitrary number of tiles per thread block. This
enables to increase the GPU occupancy on machines, where
the maximum number of simultaneously residing blocks
is small. For example, GK110 GPU allows for up 16
blocks residing on a multiprocessor, what for 64 threads
per block (single tile contains 64 nodes) results in 50% oc-
cupancy. However, the increase of occupancy by assigning
more threads per block is possible only when threads use a
small number of registers. Since our double precision ker-
nels require at least 64 registers per thread, the maximum
occupancy can not exceed 50% for GK110 GPU. Thus, we
used larger blocks (containing 128 threads that process two
tiles) only for single precision kernels, which achieved the
highest performance for 40 or 48 registers per thread. The
disadvantage of the larger blocks is more complex com-
putations in the kernel because calculations of indices for
internal data structures are slightly more complex than for
single tile per block.
4.3. Performance for cavity3D
To identify performance limits not affected by the ge-
ometry sparsity, we have first measured the performance
of our implementation for the cavity3D test case, a stan-
dard example of dense geometry. The performance of all
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Figure 14: Kernel performance for double precision kernels and cav-
ity3D with geometry size b3 nodes, where b ∈ 〈20, 252〉. All measures
on GTX Titan.
kernels as a function of a geometry size is shown in Fig.
14.
The performance dependency on the geometry size is
similar to many other GPU implementations. For 105
nodes the kernels achieve about 85% of their maximum
performance. To achieve more than 95% of maximum per-
formance, at least 3 × 105 nodes are needed. For other
GPUs, the numbers of nodes can be different, but for to-
day’s machines, the maximum performance should always
be possible to achieve for geometries containing about 106
or more nodes.
The highest performance was observed for read/write
only kernel: 771 MFLUPS what, according to Eqn. (10),
corresponds to memory bandwidth equal to 234.4 GB/s
(81.3% of maximal theoretical bandwidth for GTX Ti-
tan). Because in this kernel all memory transactions are
coalesced, we achieved bandwidth utilisation even higher
than reported by the bandwidthTest utility.
For kernel with propagation only, the performance drop-
ped by 9.7 % to 696 MFLUPS resulting in bandwidth
211.6 GB/s (73.4% of maximum). It should be noted that
though the propagation only kernel has more than seven
times more instructions than read/write only kernel (711
vs 99 instructions), the performance penalty caused by
neighbour tile data access during propagation is smaller
than 10%. More than 60% of all instructions in propaga-
tion only kernel are integer arithmetic operations used for
address computations.
Finally, after enabling all computations the kernel per-
formance dropped by an additional 2.3% for LBGK in-
compressible (680 MFLUPS, 71.7% of GPU memory band-
width) up to 34.8% for LBMRT quasi-compressible (454
MFLUPS, 47.9% of GPU memory bandwidth). The large
performance drop for LBMRT results from computational
overhead - due to the large register usage per single thread
and the low GPU occupancy the complex double precision
computations are not masked with memory transfers.
The performance of our implementation for sparse ge-
ometries is close even to the highly optimised version for
dense geometries from [1], which utilises 76.7% of the max-
imum memory bandwidth for Tesla K20c and the LBGK
quasi-compressible model. Moreover, the implementation
from [1] uses single precision numbers what allows to in-
crease GPU utilisation due to much lower register pressure.
This result shows that it is possible to process sparse ge-
ometries with performance similar to dense ones.
As can be seen in Fig. 14, the performance of all kernel
versions fluctuates for geometry edge b = 4 · k+m, where
m ∈ {0, . . . , 3}. This results from the low tile utilisation
for tiles placed on the geometry edges (see Section 3.3).
Notice also that a performance difference for the geometry
edge b computed for the same k and different m decreases
for larger k, e.g. for k = 25 → b ∈ {100, 101, 102, 103}
the performance of propagation only kernel is between 677
and 696 MFLUPS, whereas for b ∈ {248, 249, 250, 251} be-
tween 641 and 651 MFLUPS. This results primarily from
differences in the average tile utilisation caused by par-
tially filled tiles at geometry boundaries for m 6= 0. For
the cubic cavity3D geometry the number of fully utilised
tiles inside the geometry grows proportionally to b3 and
the number of partially utilised tiles (at boundary walls)
proportionally to b2. This causes the growth of the average
tile utilisation for larger b.
Some interesting behaviour is also shown in Fig. 14 - af-
ter achieving peak about 106 nodes the performance slowly
decreases with a geometry size increase. The intensity of
this phenomenon depends on a computational complexity
of operation - the most visible is for the propagation only
kernel (see Table 3). Also, it does not occur for the kernel
without propagation (read/write only). This is a result of
data propagation between neighbour tiles that increases
the time needed for tile processing – for read/write only
kernel there is no propagation between tiles, thus no per-
formance decrease is observed. For smaller geometries the
ratio of tile faces and edges common to two tiles to the
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Table 3: Kernel performance in MFLUPS for dense geometry cav-
ity3D and double precision kernels. Max perf. denotes the perfor-
mance for a case with the highest performance, b is the dimension of
the case with the highest performance (number of nodes is b3), Max
case denotes the performance for the largest case (2523 nodes).
Operation Max perf. b Max case
read/write only 771 220 771
propagation only 696 112 650
LBGK incompr. 680 104 632
LBGK q-compr. 613 100 545
LBMRT incompr. 468 148 462
LBMRT q-compr. 454 152 451
number of tiles is smaller than for large geometries, thus
the performance for smaller geometries is higher.
4.3.1. Performance for single precision
Although the proposed data layout is optimised for
double precision representations, we have also analysed its
performance for single precision version. We have mea-
sured the performance of six available operations: four
LBM kernels and two simplified ones (propagation only
and read/write only). To show an impact of the proposed
data layout on the performance we compared the achieved
performance to the performance for the standard XYZ lay-
out. Additionally, for each kernel, we analysed versions
with two different numbers of threads per CUDA block:
64 and 128 threads. Finally, for each combination of the
parameters mentioned above, we checked two different lim-
its of registers per thread: 40 and 48 registers resulting in
theoretical occupancy 0.75 and 0.63. The results for dense
geometry cavity3D containing 1003 nodes are presented in
Table 4.
The presented data show, that the performance of the
read/write only kernels is practically the same in all cases
and corresponds to bandwidth utilisation 0.79. For the
propagation only kernel, the proposed data layout gives
about 6% higher performance than for XYZ due to re-
duced number of memory transactions as shown in Sec.
3.2.1. However, when the kernels become more complex,
the XYZ layout results in higher performance. For rela-
tively simple LBGK kernels, the performance for both data
layouts is almost the same, but for more complex LBMRT
versions the simpler data layout (XYZ) gives up to 5%
better performance. These results suggest that the com-
putational cost of index calculation for the proposed data
layout is not negligible for complex computational mod-
els, especially that in the Kepler architecture the same
hardware is shared between fixed point and single preci-
sion floating point computations [29]. Thus, the results
for single precision computations later in this article were
obtained for kernels with XYZ data layout and 2 tiles per
thread block because these parameters result in the high-
est performance.
The performance of all single precision kernels as a
function of a geometry size is shown in Fig. 15. Two main
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Figure 15: Kernel performance for single precision kernels and cav-
ity3D with geometry size b3 nodes, where b ∈ 〈20, 316〉. All measures
for XYZ data layout and two tiles per thread block.
differences may be observed compared to double precision
versions shown in Fig. 14: much lower bandwidth utilisa-
tion for all but the read/write only kernel, and a smaller
decrease of performance for increasing geometry size. No-
tice also that the performance of both LBGK kernels is
similar to the performance of the propagation only kernel.
This shows a small impact of additional computations in
single precision LBGK versions, especially additional di-
visions in quasi-compressible version are much less visible
than in double precision (see Fig. 14).
4.4. Propagation performance
To estimate how the communication between tiles af-
fects the performance we have also measured the perfor-
mance of propagation for a set of rectangular channels
containing about 106 nodes. The channels differ in dimen-
sions: we have used channels starting from 4 × 4 × 62500
nodes up to 100× 100× 100 nodes (1873 combinations in
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Table 4: Performance in MFLUPS for cavity3D geometry containing 1003 nodes and different versions of single precision kernels.
Data layout optimised: XYZ + YXZ + zigzagNE XYZ
Tiles per block 2 tiles 1 tile 2 tiles 1 tile
Registers per thread 48 40 48 40 48 40 48 40
read/write only 1501 1502 1497 1498 1503 1504 1497 1498
propagation only 1133 1128 1078 1050 1067 1066 1037 1024
LBGK incompressible 974 1003 958 920 963 1006 962 948
LBGK quasi-compressible 968 998 958 916 962 999 959 945
LBMRT incompressible 785 793 792 777 810 823 805 799
LBMRT quasi-compressible 783 777 794 779 821 803 806 800
total). This way allowed us to generate geometries with a
different number of faces and edges common to neighbour
tiles.
Let ηf denote the number of common faces per tile
and ηe denote the number of common edges per tile. The
values of ηf and ηe are computed based on the geometric
layout, e.g. for four tiles arranged in 2× 2× 1 mesh there
are 4 common faces and 1 common edge, thus ηf = 4/4
and ηe = 1/4. For channel dimensions used in our measure-
ments the values of ηf and ηe are the following: channel
4×4×62500 had about one common face per tile and zero
edges, channel 4 × 8 × 31248 had about 1.5 common face
per tile and about 0.5 common edge per tile, and so forth.
We do not count the numbers of transferred faces/edges
because for rectangular channels each face is always com-
mon between two tiles and each edge between four, thus
the number of data transfers is proportional to ηf and ηe.
The propagation performance as a function of common
faces per tile and common edges per tile ratios is shown
in Fig. 16. The highest performance (851 MFLUPS,
90% GPU memory bandwidth utilisation) was observed
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Figure 16: Performance of propagation as a function of a number
of common faces and edges per tile. The propagation performance
is shown as a fraction of the full GPU memory bandwidth. The
measurements have been done for rectangular channels containing
106 nodes but with different dimensions.
for channel 4× 62500× 4 nodes.
Most of the points shown in Fig. 16 is placed close to
a plane parallel to the ”Bandwidth utilisation” axis and
defined by a line
ηe = 1.85 · ηf − 2.56, (17)
which can be treated as a coarse estimation of a ratio of
common edges to faces. Only for small ηf (ηf < 2), which
corresponds to very narrow channels of dimension 1 × k
tiles, the line defining the plane becomes
ηe = ηf − 1. (18)
The bandwidth utilisation shown in Fig. 16 can be
estimated as
BUp = 0.92−
ηf
14.28
−
ηe
25.74
+
0.00104
2.9− ηf
+
0.0023
2.81− ηe
. (19)
Two main areas can be identified in the dependence shown
in Eqn. (19). For ηf < 2.8 and ηe < 2.6 the propagation
performance falls proportionally to ηf and ηe. Also, the
ηf is almost twice as important as ηe. For ηf > 2.8 and
ηe > 2.6 the propagation performance increases in inverse
proportion to ηf and ηe. In this range ηe is more important
than ηf , what means that the more square channels (with
width similar to depth) allow to achieve a higher perfor-
mance. The highest bandwidth utilisation in this range
was observed for channel 100× 100× 100 nodes (73%, 696
MFLUPS).
4.5. Data layout impact
To measure the performance gains caused by tile mem-
ory layouts presented in Sec. 3.2 we have used nvprof
utility to profile the four propagation kernels with mem-
ory layouts XYZ, XYZ + zigzagNE, XYZ + YXZ, and
all three (XYZ + YXZ + zigzagNE). The assignment of
memory layouts to fi data blocks is defined in Sec. 3.2.
For cases XYZ + zigzagNE and XYZ + YXZ the default
memory layout is XYZ. The results are shown in Table 5.
As a test case, we have used the geometry containing
100× 100× 100 nodes due to its regular structure that al-
lows to exactly compute the number of transactions. The
minimal number of write transactions is 253 [tiles] ·19 [fi] ·
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Table 5: Propagation performance in MFLUPS for different data layouts inside tile. All values for cavity3D with 1003 nodes (253 tiles) and
double precision values.
Data layout Performance BW utilisation L2 reads Memory reads Cache hit rate Instructions
XYZ 586 0.618 8 188 609 7 298 421 0.109 673
XYZ + zigzagNE 606 0.639 7 827 219 6 824 451 0.128 701
XYZ + YXZ 666 0.702 6 730 769 5 397 210 0.198 681
all three 698 0.736 6 368 191 4 919 420 0.228 711
rw only 768 0.810 4 812 588 4 812 524 ≈ 10−5 99
16 [32−byte transactions] = 4 750 000 32-byte writes. The
minimal number of 32-byte reads is 4 750 000 plus transac-
tions for node type reads: 15625·64·2/32 = 62 500 32-byte
transactions. The total number of memory transactions is
then 4 750 000 + 4 812 500 = 9 562 500.
The measured numbers of 32-byte memory writes were
independent of the used memory layout. For all layouts,
we have observed 4 750 000 32-byte writes, which is the
minimal value. This is a result of the gather pattern, where
irregular memory accesses to neighbour nodes/tiles occur
only during the read stage.
The data from Table 5 show that the proposed mem-
ory layout (”all three” row) allows achieving the number
of memory transactions (both read and write) only 1.12%
larger than the minimal. This is a result of both a re-
duction of uncoalesced memory reads (L2 reads column)
and an increase of cache hit rate. Notice also that for
”rw only” kernel the numbers of cache and device mem-
ory transactions is minimal, what shows the correctness of
our theoretical estimations of numbers of memory trans-
actions.
Since the YXZ layout is applied to the largest number
of fi data blocks (eight), its use results in the largest per-
formance increase (13.65% compared with 586 MFLUPS
for XYZ layout). The zigzagNE layout is used only for two
fi data blocks and gives exactly four times smaller per-
formance increase (3.41%). Notice that the performance
increase does not depend on address computation com-
plexity. Though zigzagNE layout requires 14 times more
additional instructions per fi data block than YXZ layout
(14 compared with 1 instruction per fi data block), the
performance increase scales linearly only with the number
of used data blocks regardless of the address computation
complexity.
The reductions of the numbers of transactions (for both
cache and device memories) for the zigzagNE and YXZ lay-
outs add up: (8188609−7827219)+(8188609−6730769)≈
(8188609−6368191) and (7298421−6824451)+(7298421−
5397210) ≈ (7298421−4919420). This means that despite
the parallel execution of kernels for 14 [multiprocessors] ·
16 [tiles] and shared L2 cache and device memories there
is no visible dependence between accesses to different fi
data blocks.
4.6. Performance for sparse geometries
To verify the performance of our implementation for
sparse geometries we have run simulations for cases simi-
lar to presented in [8] and [10]. In Table 6 there are shown
results for nine arrays of random arranged spheres with a
diameter of 40 lattice units. The porosity is defined as a
ratio of the number of non-solid nodes to the total num-
ber of nodes in the bounding box volume (equal to 1923 for
cases from Table 6). For the presented cases the number of
non-solid nodes varies from 701757 (for porosity 0.1) up to
6381555 (for porosity 0.9). The comparison of bandwidth
utilisation is shown in Table 7. Our solution achieves the
higher bandwidth utilisation for all geometries with porosi-
ties reported in [8]. Notice also that the double precision
version of the tile based implementation keeps bandwidth
utilisation high even for very low porosities. For porosity
0.2 the performance 520 MFLUPS corresponds to band-
width utilisation 0.548, which is higher than results from
[8] for much higher porosities (0.7 to 0.9).
The second test was the blood flow in a cerebral an-
eurysm (see Fig. 17). We used the model similar to pre-
sented in [8], but since our implementation does not sup-
port multi-GPU configurations, we reduced the resolution
to 730× 342 × 334 nodes (84.6× 106 nodes in total - the
geometry was extended due to tile size, 14.8 × 106 non-
solid nodes, geometry porosity 0.175, average tile utilisa-
tion ηt = 0.931). The results are shown in Table 8.
For the cerebral aneurysm case, our implementation
achieves significantly higher GPU memory bandwidth util-
isation than [8]. This is due to the high tile utilisation
resulting from a good spatial locality of geometry. No-
tice also that the numbers from Table 8 are close to the
values achieved for dense geometries (the right column in
Table 3). It shows that when the tile utilisation is high,
Figure 17: Flow pattern within the cerebral aneurysm model.
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Table 6: Kernels performance in MFLUPS for arrays of random arranged spheres (similar to [8]) with porosities between 0.1 and 0.9. Geometry
size is 1923 nodes. Results from [8] are for Tesla K20 GPU and kernel similar to our LBGK incompressible.
Geometry porosity 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1
Tile utilisation 0.970 0.936 0.899 0.857 0.813 0.762 0.699 0.626 0.512
Kernel double precision
read/write only 761 751 740 726 711 693 668 634 569
propagation only 672 667 659 650 638 621 597 560 491
LBGK incompressible 649 645 638 628 614 594 563 520 446
LBGK quasi-compressible 558 558 565 564 555 532 499 459 393
LBMRT incompressible 450 436 422 404 387 366 343 317 275
LBMRT quasi-compressible 436 422 407 390 373 354 332 308 270
[8] 337 330 334 – – – – – –
single precision
read/write only 1503 1474 1443 1406 1364 1312 1245 1151 959
propagation only 1053 1034 1013 989 961 927 880 815 706
LBGK incompressible 1008 982 954 919 880 833 775 706 589
LBGK quasi-compressible 1005 976 948 912 873 826 767 700 585
LBMRT incompressible 815 790 766 734 703 667 624 574 496
LBMRT quasi-compressible 819 794 766 733 701 663 620 567 484
[8] 559 533 554 – – – – – –
then the performance of our implementation is almost not
dependent on geometry sparsity.
Finally, we have measured the performance for aorta
with coarctation case (see Fig. 18) similar to presented
in [10]. The performance comparison is shown in Table 9.
Since this geometry is rather small (resolution 93× 161×
442, about 0.66× 106 non-solid nodes, porosity 0.094, av-
erage tile utilisation ηt = 0.807), the performance of our
implementation is up to 14% lower than for the cerebral
aneurysm case shown in Table 8. Small geometry size de-
grades performance not only due to the low number of
nodes (as shown in Fig. 14) but primarily due to the
reduced tile utilisation (equal to 0.807 in this case). De-
spite this performance degradation, the tile based solution
achieves significantly higher memory bandwidth utilisation
than implementation presented in [10].
4.6.1. Tile utilisation impact
To show that the performance for sparse geometries de-
pends only on tile utilisation, not on the geometry porosity,
we have analysed how the performance scales with ηt. The
results are shown in Fig. 19. Performance of all kernels
was scaled by the maximum performance observed for the
dense cavity3D geometry. The performance of double pre-
Table 7: Comparison of bandwidth utilisation with implementation
from [8]. Results from [8] are for Tesla K20 GPU, kernel similar to
our LBGK incompressible, and random arranged spheres geometry.
Porosity 0.9 0.8 0.7
double precision
this 0.684 0.680 0.673
[8] 0.493 0.482 0.488
single precision
this 0.531 0.518 0.503
[8] 0.409 0.390 0.405
Table 8: Kernels performance for cerebral aneurysm model similar to
[8]. Results from [8] are for single precision floating point numbers,
four Tesla C1060 GPUs and kernel similar to our LBGK incompress-
ible.
Kernel MFLUPS BW utilisation
double precision
read/write only 753 0.794
propagation only 654 0.689
LBGK incompr. 637 0.671
LBGK q-compr. 553 0.583
LBMRT incompr. 439 0.463
LBMRT q-compr. 422 0.445
single precision
read/write only 1480 0.780
propagation only 1021 0.538
LBGK incompr. 971 0.512
LBGK q-compr. 968 0.510
LBMRT incompr. 789 0.416
LBMRT q-compr. 790 0.416
[8] 1090 0.404
cision kernels was divided by the maximum values from
Table 3, the single precision performance was scaled by
bold values from ”XYZ 2 tiles” column shown in Table
4. For example, if double (single) precision performance
of LBGK incompressible kernel for cerebral aneurysm ge-
ometry is 637 (971) MFLUPS (Table 8) then the scaled
performance shown in Fig. 19 equals to 637/680 = 0.937
and 971/1006 = 0.965.
The graphs presented in Fig. 19 show that the perfor-
mance for sparse geometries depends almost linearly on av-
erage tile utilisation (for kernels with the smallest amount
of computations the dependence slightly differs from the
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Table 9: Kernels performance for aorta model with coarctation (sim-
ilar to [10]). Results from [10] are for GTX 680 GPU, D3Q15 lattice
and kernel similar to our LBGK quasi-compressible.
Kernel MFLUPS BW utilisation
double precision
read/write only 714 0.753
propagation only 647 0.682
LBGK incompr. 617 0.650
LBGK q-compr. 551 0.581
LBMRT incompr. 382 0.403
LBMRT q-compr. 368 0.388
[10] ∼ 150 ∼ 0.2
single precision
read/write only 1393 0.734
propagation only 990 0.522
LBGK incompr. 864 0.455
LBGK q-compr. 857 0.452
LBMRT incompr. 685 0.361
LBMRT q-compr. 681 0.359
linear one). Only a few LBGK simulations for double pre-
cision and high tile utilisation drop below lines α · ηt. The
normalized performance drops proportionally to ηt with a
ratio α·ηt, α < 1. For kernels with high computational cost
(LBMRT kernels for double precision and all LBM kernels
for single precision, as shown in Sec. 4.3.1) the proportion-
ality constant equals to 0.8. When kernels contain a small
number of computations, the performance decreases more
slowly (α ≈ 0.6). The slowest performance drop with ηt
was observed for the read/write only kernel.
We have also analysed how the average tile utilisa-
Figure 18: Flow pattern within the model of aorta with coarctation.
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Figure 19: Normalized performance for all single (top) and double
(bottom) precision kernels as a function of the average tile utilisation
for all sparse geometries. Markers are the same as in Fig. 14 and 15.
tion factor behaves for analysed sparse geometries. Fig.
20 shows ηt and geometry porosity for random arranged
spheres, cerebral aneurysm and aorta with coarctation ge-
ometries. Though for random arranged spheres the value
of ηt is strongly decreasing with geometry porosity, it can
not be treated as a general rule. Notice that for both
blood flow geometries with very low porosity the values of
ηt stay high. In practice, we are not able to give a sim-
plified method, thus the tile utilisation must be calculated
for each geometry separately. However, since the tiling of
any geometry can be done very efficiently (see Sec. 3.1),
this is not a serious disadvantage.
5. Conclusions
In this paper, the GPU based LBM implementation
for fluid flows in sparse geometries is presented. In con-
trary to the previous solutions for sparse geometries, which
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Figure 20: Average tile utilisation as a function of the geometry
porosity for all sparse geometries.
use the indirect node addressing, our implementation cov-
ers the geometry with the uniform mesh of cubic tiles.
This method allows to almost completely remove addi-
tional data (only a very small amount of data per tile
must be used). Due to the fixed tile size, we have been
able to carefully arrange data inside a tile what allowed to
additionally decrease the GPU memory traffic. An im-
portant advantage of the proposed solution is that the
performance depends only on the average tile utilisation,
not on the real geometry porosity. Since the average tile
utilisation can be maintained at high levels even for very
sparse geometries, especially these with good spatial local-
ity (for two presented blood flow geometries with porosity
0.175 and 0.094 the average tile utilisation was 0.931 and
0.807), then the proposed data layout allows to simulate
flow through sparse geometries with performance close to
the recent implementations for dense geometries.
Our implementation allowed us to achieve up to 680
MFLUPS (71.7% utilisation of maximum theoretical mem-
ory bandwidth) on GTX Titan for D3Q19 lattice, LBGK
incompressible model and double precision data. We have
also examined the performance for both the LBGK and
LBMRT collision models in incompressible and quasi-com-
pressible versions. The performance comparison with ex-
isting implementations shows that in all real cases our so-
lution allows to achieve significantly higher performance.
Especially promising results were obtained for the large
geometry with good spatial locality (cerebral aneurysm
model with 14.8×106 non-solid nodes and porosity 0.175),
where for our double precision kernel we observed almost
94% of peak performance achieved for dense geometry.
This corresponds to 1.66× higher memory bandwidth util-
isation than the highly optimised, single precision imple-
mentation based on indirect node addressing. Even for
the very sparse geometries with weak spatial locality (ar-
ray of random arranged spheres with porosity 0.2), our
double precision implementation has 1.11× higher band-
width utilisation than indirect node addressing version for
almost dense geometry with porosity 0.9.
For single precision computations, the presented tile
based solution offers lower performance gains than for dou-
ble precision due to lower bandwidth utilisation caused
by uncoalesced memory transactions. Also, the presented
data layout optimised for double precision values offers no
advantages for single precision compared to the standard,
row ordered storage of data inside tiles. Nonetheless, for
all compared geometries the performance of tile based im-
plementation for single precision was also higher than for
indirect addressing based ones.
Future work includes the extension to a multi-GPU
version to increase the size of supported geometries and
the search for a method to increase the tile utilisation (e.g.
by a non-uniform tile placement and/or a decrease of the
tile size). We are also going to find memory layouts better
suited for single precision values.
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